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Abstract. This paper investigates a novel cyclic time-to-
digital converter (TDC) which employs triple-slope analog 
interpolation and time amplification techniques for digi-
tizing the time interval between the rising edges of two 
input signals (Start and Stop). The proposed converter will 
be a 9-bit cyclic time-to-digital converter that does not use 
delay lines in its structure. Therefore, it has a low sensitiv-
ity to temperature, power supply and process (PVT) varia-
tions. The other advantages of the proposed converter are 
low circuit complexity, and high accuracy compared with 
the time-to-digital converters that have previously been 
proposed. This converter also improves the time resolution 
and the dynamic range. In the same resolution, linear 
range and dynamic range, the proposed cyclic TDC re-
duces the number of circuit elements compared with the 
converters that have a similar circuit structure. Thus, the 
converter reduces the chip area, the power consumption 
and the figure of merit (FoM). In this converter, the inte-
gral nonlinearity (INL) and differential nonlinearity (DNL) 
errors are reduced. In order to evaluate the idea, the pro-
posed time-to-digital converter is designed in TSMC 45 nm 
CMOS technology and simulated. Comparison of the theo-
retical and simulation results confirms the benefits of the 
proposed TDC. 
Keywords 
Time-to-digital converter (TDC), cyclic TDC, analog 
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1. Introduction 
High resolution time-to-digital converter (TDC) has 
been widely used in many applications such as on-chip 
time signal measurement systems, biochemical sensor 
readouts and frequency synthesis circuits [1], All Digital 
Phase Locked Loops (ADPLLs) [2], [3], laser range finders 
[4], digital storage oscilloscopes, and capacitive sensor 
readouts [5]. In these converters, the time interval between 
two input signals is converted into a digital output code. 
TDCs can be divided into two main groups: direct conver-
sion and indirect conversion TDCs [6]. Direct conversion 
TDCs employ delay-line elements which include a chain of 
buffers or inverters in their structure. These converters are 
used to measure short time intervals between the rising 
edges of the input signals [7], [8]. The main disadvantages 
of direct conversion TDCs are the circuit complexity, 
which results in high power consumption and high sensi-
tivity to PVT variations [9]. In addition, these converters 
are sensitive to the mismatch between the elements causing 
the non-linear factors. In general, the dynamic range of the 
converters is limited by the number of delay stages. There-
fore, the conversion rate is slow [10]. Indirect conversion 
TDCs can be divided into the ramp TDCs [11], and the 
multi-slope pulse stretching TDCs [12], [13]. There are 
also converters that take advantage of the interpolation 
technique for conversion which is implemented based on 
multi-slope pulse stretching methods [9], [14], [15]. The 
interpolation circuits are usually united with the counter-
based TDCs to increase the input range to infinity [9]. 
Indirect conversion TDCs feature low sensitivity to PVT 
variation, sub-gate resolution, simple circuit structure, low 
chip area, and good dynamic range. In order to achieve 
high performance, a high-resolution, high-speed TDC is 
required. A perfect solution is the employment of a two-
step TDC which ampli?es the time residue after the coarse 
conversion and subsequently performs a ?ne conversion 
[16]. This paper investigates a novel cyclic TDC that em-
ploys analog interpolation and time amplification tech-
niques for digitizing the time interval between the rising 
edges of two input signals as well as increasing the resolu-
tion. The advantages of the proposed 9-bit cyclic TDC are 
the followings. 1) This converter has a low circuit com-
plexity compared with TDCs previously proposed. 2) The 
proposed converter does not use delay lines and vernier 
delay lines (VDL) in its structure, resulting in taking ad-
vantage of low sensitivity to PVT variation in the design. 
3) It features high resolution and accuracy due to employ-
ing two-step and analog interpolation structures. 4) The 
proposed cyclic TDC reduces the number of circuit ele-
ments compared with the previously proposed converters. 
Therefore: 5) This converter reduces the active chip area 
and the power consumption. 6) In the proposed converter, 
there is no apparent mismatch between the circuit elements. 
Thus, the linear range of the converter is appropriate with-
out extra elements. 7) This converter has a good dynamic 
range and reduces INL and DNL errors. In the proposed 
converter, analog interpolation is performed based on 
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a triple-slope conversion. Simulation results prove that our 
TDC achieves a resolution of 0.273 ps by 470 μW energy 
consumption through a 1.8 V power supply. The INL and 
DNL errors are in the range of +1.1/–0.8 LSB and  
+1.15/–1.1 LSB, respectively. Also, the dynamic range of 
the converter is 360 ps.  
The basic principles of the time domain 2.5b/stage 
cyclic structure are described in the following section, 
while the implementation of the proposed cyclic TDC 
using the interpolation and time amplification techniques is 
presented in Sec. 3. Next, Section 4 gives a description of 
the operation details of the proposed cyclic TDC, and the 
simulation results are presented in Sec. 5. Section 6 con-
cludes this work. 
2. Time Domain Cyclic Structure 
Figure 1 shows the block diagram of a cyclic TDC 
which includes an input pulse generator, a time domain 
2.5b TDC and a register and digital error correction logic. 
At the beginning of the conversion, the pulse generator 
receives two time input signals (Start and Stop) and gener-
ates a pulse whose width is the time interval between the 
rising edges of the two. The generated pulse is the first 
time input of the converter and is fed to the cyclic TDC. 
The detailed circuit implementation and transfer curve of 
a 2.5b/stage TDC are shown in Fig. 2 and Fig. 3, respec-
tively [13]. The structure of the time domain 2.5b/stage is 
similar to a conventional 2.5b multiple digital-to-analog 
converter (MDAC) which is a main block in voltage do-
main pipeline and cyclic converters [17], [18]. The time 
domain 2.5b/stage consists of a TDC, a digital-to-time 
converter (DTC) and a time amplifier (TA) [19]. Accord-
ing to Fig. 2, the TDC can quantize the time input and 
produce a 2.5b digital output code. Next, according to the 
output digital code, the DTC produces a time reference 
which is necessary to generate the time residue. Finally, the 
time residue is ampli?ed by the TA and fed to the next 
operation phase. The transfer curve is inverted due to com-
plementary operation of the time-register [13]. Therefore, 
the following equation is obtained for time output: 
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where ĲQ is a quantization level [13]. According to (1), the 
relationship between Tin and Tout can be expressed as 
follows: 
 resinFSout TTTT 4)(4    (2) 
where Tres and TFS are the time residue and the full scale 
time, respectively [13]. 
 
Fig. 1.  Block diagram of a cyclic TDC. 
 
Fig. 2.  Block diagram of a time domain 2.5b/stage. 
 
Fig. 3.  Transfer curve of a time domain 2.5b/stage. 
3. Proposed Cyclic TDC 
In this section, the performance of the proposed 9-bit 
cyclic TDC in different modes of operation is investigated. 
The block diagram of the 2.5b/stage converter is shown in 
Fig. 4, along with the corresponding timing diagram de-
picted in Fig. 5. The proposed TDC consists of a 3-bit 
digital counter, two comparators, a pulse multiplier, 
an interpolation capacitor, a constant current source, and 
some simple control logics. The following subsections 
describe the converter operation in its different modes. 
Firstly, the pulse generator produces a pulse whose width 
is the time interval between the rising edges of two input 
signals (Tin). 
3.1 Step 1: Charging the Input Capacitor 
In the rising edge of the Start signal (or the rising 
edge of Tin), switch S1 is turned on while switches S2, S3, 
and S4 are turned off. Hence, the input capacitor (Cin) is 
charged by a constant current source (Iref) linearly. The 
equivalent circuit for this operating step is illustrated in 
Fig. 6. Thus further charging of Cin is stopped in the rising 
edge of the Stop signal (or the falling edge of Tin). At the 
end of this step, the voltage on Cin (VC) is proportional to 
Tin and obtained as follows: 
 
in
inref
in C
TI
V
.
  (3) 
where Vin is the voltage on Cin at the end of step 1. 
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Fig. 4.  Block diagram of the proposed 2.5b/stage cyclic TDC. 
 
Fig. 5.  Timing diagram of the proposed 2.5b/stage cyclic 
TDC. 
 
Fig. 6.  The equivalent circuit for charging step. 
3.2 Step 2: Discharging Input Capacitor and 
Generating Complementary Voltage 
Residue 
This step is similar to an analog interpolation TDC 
presented in [10]. In Step 2, an analog interpolator circuit 
is used for digitizing the time interval between two input 
signals and producing a digital output code. The proposed 
TDC performs a triple-slope time stretching for quantizing 
the time interval and increases the resolution. According to 
the equivalent circuit of Step 2 shown in Fig. 7, switches 
S1, S3, and S4 are turned off while S2 is turned on. As 
a result, Cin is discharged by a constant current source (Iref), 
alternatively. Analog interpolation is performed by a sec-
ond  reference  clock  (CLKD)  [10]. To  quantize  an input 
 
Fig. 7.  The equivalent circuit for discharging input capacitor 
and generating complementary voltage residue step. 
pulse, Cin is discharged periodically during CLKD and 
a digital counter counts the number of discharging steps 
(quantization levels). The voltage drop across Cin in each 
period of CLKD is calculated as: 
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where ?V and 2ĲQ are the voltage drop across Cin and the 
pulse width of CLKD in each period, respectively. The 
full-scale time (TFS) of the proposed cyclic TDC is de?ned 
by the total time delay for discharging Cin. Therefore, in 
each step of the operation of the cyclic TDC, TFS is de-
pended to the input signal and calculated as: 
 QFS mT W)1(2   (5) 
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At the end of this step, the voltage on Cin is calculated as: 
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where Vres is voltage residue of the input capacitor and m is 
the number of CLKD cycles required for discharging Cin. 
At the end of Step 2, according to the proposed TDC 
operation and (7), Vres has a negative voltage value which 
is proportional to the complimentary time residue. Com-
parator 1 compares the voltage on Cin with '0' and switches 
its output accordingly. Thus, when the output of compara-
tor 1 begins '0', the digital counter is stopped. A digital 
register saves the produced 3-bit output in each step. Fi-
nally, the digital error correction logic gathers four saved 
2.5 bits and produces the ?nal 9-bit output.  
3.3 Step 3: Charging Interpolation Capacitor 
and Generating Main Voltage and Main 
Time Residue 
The equivalent circuit for this operating step is illus-
trated in Fig. 8.  During this step,  the  main voltage residue 
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Fig. 8.  The equivalent circuit for charging interpolation 
capacitor and generating main voltage and main time 
residue step. 
and the main time residue are generated from the comple-
mentary voltage residue. According to the equivalent cir-
cuit of Step 3 shown in Fig. 8, Cin is charged by a constant 
current source (Iref) in a period of CLKD (2ĲQ). At the end 
of Step 2, voltage on Cin was negative, which was equal to 
the complementary voltage residue. However, at the end of 
Step 3, the voltage of Cin is positive, which is equal to the 
main voltage residue. Thus: 
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where Vmvr is the main voltage residue, thus: 
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Simultaneously, the main time residue is generated by 
comparator 2. The output of comparator 2 is '1' as long as 
the voltage of Cin is greater than '0'. As can be seen in 
Fig. 5, in the falling edge of ĭchg, S4 is turned off and the 
output of comparator 2 begins '0'. Thus, comparator 2 pro-
duces a pulse whose width is the main time residue. The 
main time residue is calculated as: 
 )2( Qin
ref
mvrin
res mTI
VCT W ? . (10) 
3.4 Step 4: Generating 4×Pulse Multiplier 
In this step, the main time residue is amplified by 
a 4×pulse multiplier (PM) which is the time input for the 
next cyclic step. As can be seen in Fig. 9, the pulse multi-
plier includes an OR gate and four delayed signals [13], 
[19]. 4×PM achieves accurate gain and wide input linear 
range without calibration. Thus: 
 )]2([44 Qinresout mTTT W? ? . (11) 
The digital register saves four digital output codes that are 
produced by the digital counter in four cyclic steps. 
Finally, the digital error correction logic produces the final 
9-bit output. 
 
Fig. 9.  4×pulse multiplier. 
4. Operation Details of the Proposed 
Cyclic TDC 
An example of a detailed operation of the proposed 
cyclic TDC is investigated in this section. Consider an in-
put signal of Tin = 9.8 ĲQ (0 ? Tin ? 16 ĲQ) which is the time 
interval between the rising edges of two input signals (Start 
and Stop). Therefore, the digital 9-bit output code for this 
time input is '100111001'. The operation details of the pro-
posed converter are as follows. 
Step 1: Suppose the time interval between the rising 
edges of the two input signals is Tin1 = 9.8 ĲQ. Therefore, 
m1 = [(9.8 ĲQ)/(2 ĲQ)] = 4 and the output of the digital 
counter is '100'. As a result, TFS1 = 10 ĲQ, and the interpola-
tion capacitor is discharged in 5 cycles of CLKD. The 
voltage of the Cin is proportional to 0.2ĲQ (Vres1) which is 
a negative voltage value and is a complementary voltage 
residue. Thus, the interpolation capacitor is charged for 2ĲQ 
which produces the main voltage residue. Thus, the main 
time residue is Tres1 = 2 ĲQ – 0.2 ĲQ = 1.8 ĲQ, and the voltage 
of Cin is proportional to 1.8 ĲQ 
(Vmvr1). The time residue is 
amplified by a 4×PM (4 ? 1.8 ĲQ = 7.2 ĲQ) and fed to the 
second step. 
Step 2: In the same way, Tin2 = 7.2 ĲQ and  
m2 = [(7.2 ĲQ)/(2 ĲQ)] = 3. Thus, the digital output code for 
the second step is '011'. According to (9), TFS2 = 8 ĲQ 
 and 
Cin is discharged in 4 cycles of CLKD. Therefore, com-
plementary voltage residue is proportional to 8ĲQ (Vres2). 
Therefore, the interpolation capacitor is charged for 2ĲQ 
and the main voltage residue is produced (Vmvr2). The time 
residue (Tres2 = 1.2 ĲQ) is amplified by a 4×PM  
(4 ? 1.2 ĲQ = 4.8 ĲQ) and fed to the third step. Similar to the 
two previous steps, step 3 and step 4 are described as the 
following: 
Step 3: Tin3 = 4.8 ĲQ, m3 = [(4.8 ĲQ)/(2 ĲQ)] = 2 and the 
digital output code for the third stage is '010'. Also,  
TFS3 = 6 ĲQ, (Vres3) and the main voltage residue is (Vmvr3). 
The time residue is Tres3 = 0.8 ĲQ and 4×PM output is 
(4 ? 0.8 ĲQ = 3.2 ĲQ) which is fed to the last stage. 
Step 4: Tin4 = 3.2 ĲQ, m4 = [(3.2 ĲQ)/(2 ĲQ)] = 1, and the 
digital output code for the third stage is '001'. Also,  
TFS4 = 4 ĲQ, (Vres4) and the main voltage residue is (Vmvr4). 
The time residue is Tres4 = 1.2 ĲQ and 4×PM output is 
(4 ? 1.2 ĲQ = 4.8 ĲQ). 
In each step, the digital output code is saved by a re-
gister. Finally, the four generated digital output codes are 
combined in the digital error correction logic which pro-
duces the ?nal 9-bit output. This operation is calculated as:  
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Fig. 10.  Operation of the digital error correction logic. 
As shown in Fig. 10, the generated output digital code 
obtained from the digital error correction logic in the pro-
posed converter is a correct digital output code. 
5. Simulation Results 
In this section, the simulation results of the proposed 
9-bit cyclic TDC are investigated. The simulation is per-
formed in TSMC 45 nm CMOS technology. Figure 11 
shows the layout prototype of the cyclic converter, where 
the active area is 825 μm2. In this section, a case 
(Tin = 9.8ĲQ) for simulation results of the converter is pre-
sented. Simulation is implemented by the following ele-
ments: an input capacitor (Cin = 15 pF), and a constant 
current source (Iref = 40 mA). To evaluate the proposed 
TDC operation, ĲQ = 35 ps is used which is equal with 
a buffer delay in this technology. The digital output codes 
of the four steps in the cyclic TDC are '100', '011', '010' and 
'001', respectively gathered in the digital error correction 
logic and producing a ?nal 9-bit digital output code 
('100111001'). In this case, Tin = 9.8ĲQ = 343 ps. Thus, the 
voltage of Cin in step 1 is 915 mV. Figure 12 shows the 
voltage waveforms of Cin for the four steps of the proposed 
cyclic TDC. As shown in Fig. 12, the voltages of Cin in 
steps 2, 3, and 4 are 672 mV, 448 mV and 300 mV, re-
spectively. Also, Figure 13 shows the voltage waveform of 
Cin in the four steps of the proposed 9-bit cyclic TDC. In 
the analog interpolator circuit, Cin is discharged periodi-
cally by Iref in 2ĲQ periods. The complementary voltage 
residue of step 1 is –18.7 mV. Moreover, the complemen-
tary voltage residues of steps 2, 3, and 4 are –75.7 mV,  
–112 mV and –74.6 mV, respectively and are proved by 
(4-9). Therefore, the main voltage residue of step 1 is 
167.2 mV. Also, the main voltages residue of steps 2 and 3 
are 111.9 mV and 74.6 mV, respectively. For each step, the 
output of comparator 2 are amplified by a 4×PM and fed to 
the next step. Figure 14 shows the output waveforms of the 
PMs. For this case, the post-layout simulation of the pro-
posed cyclic TDC is shown in Fig. 15. Also, a Monte-Carlo 
simulation which shows the effect of transistor mismatch is 
shown in Fig. 16. Comparison of the theoretical and simu-
lation results confirms our TDC operation. The proposed 
cyclic TDC achieves time resolution of 0.273 ps at a con-
version rate of 300 MS/s. A ramp input is applied to meas-
uring the time output, the differential nonlinearity (DNL), 
and the integral nonlinearity (INL) of the proposed con-
verter in the linearity performance of the corresponding 
region shown in Fig. 17. As shown in this figure, the cu-
mulative digital output code count with 512 samples is 
used so that the accuracy of the proposed TDC improves. 
Figures 18 and 19 show DNL and INL of the converter in 
the linearity performance of the corresponding region, 
respectively. It can be seen that the measured INL and 
DNL of the converter are +1.1/–0.8 LSB and  
+1.15/–1.1 LSB, respectively. The simulated TDC achieves 
an input dynamic range (DR) of 360 ps and a time resolu-
tion of (2ĲQ/(4×4×4×4) = 0.273 ps). Also, the total power 
consumption of the cyclic TDC is 470 μW which shows 
improvement in comparison with the previous cyclic TDC 
[13], [20]. 
 
Fig. 11.  The layout prototype of the proposed cyclic TDC. 
 
Step 1 
 
Step 2 
 
Step 3 
 
Step 4 
Fig. 12.  The voltage waveforms of the input capacitor. 
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Fig. 13.  The voltage waveform of Cin in a period of conversion. 
 
Step 1 
 
Step 2 
 
Step 3 
 
Step 4 
Fig. 14.  The output waveforms of 4×PM in the proposed cyclic 
TDC. 
 
Fig. 15.  The post-layout simulation of the proposed cyclic 
TDC. 
 
Fig. 16.  Monte-Carlo histograms of VC (N = 500 and ı = 0.05). 
 
Fig. 17.  Output code of the proposed TDC with ramp input. 
 
Fig. 18.  DNL of the proposed cyclic TDC. 
 
Fig. 19.  INL of the proposed cyclic TDC. 
 
 
Tab. 1. The performance summary and comparison. 
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The performance of the proposed cyclic TDC is 
summarized in Tab. 1 with the previously reported high-
resolution TDCs. The results confirm the performance of 
our TDC. Compared with previous works, the proposed 
cyclic TDC improves circuit complexity, resolution, 
dynamic range, and chip area. 
6. Conclusion 
In this study, a novel approach for cyclic TDC is pre-
sented which employs interpolation and time amplification 
techniques for digitizing the time interval between two 
input signals. The proposed 9-bit cyclic TDC has a simple 
circuit architecture and does not use delay lines and VDLs 
in its structure. Therefore, it has a low sensitivity to PVT 
variations. The proposed TDC uses cyclic, analog interpo-
lation, and two-step structures. Thus, this converter im-
proves time resolution and accuracy. In fact, the analog 
interpolation is performed based on a triple-slope conver-
sion. Also, the dynamic range of the proposed converter is 
lower than the TDCs previously proposed. In this con-
verter, the linear range of the converter is increased with-
out extra elements. In addition, the active chip area and the 
power consumption of the proposed TDC are reduced due 
to employing a cyclic and triple-slope interpolation struc-
tures. Reducing the INL and DNL errors is another advan-
tage of this converter. The theoretical and simulation re-
sults confirm the merits of this TDC operation. 
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